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ABSTRACT
Data-intensive applications are poised to benefit directly from
processing-in-memory platforms, such as memristive Memory Pro-
cessing Units, which allow leveraging data locality and perform-
ing stateful logic operations. Developing design automation flows
for such platforms is a challenging and highly relevant research
problem. In this work, we investigate the problem of minimizing
delay under arbitrary area constraint for MAGIC-based in-memory
computing platforms. We propose an end-to-end area constrained
technology mapping framework, CONTRA. CONTRA uses Look-
Up Table (LUT) based mapping of the input function on the crossbar
array to maximize parallel operations and uses a novel search tech-
nique to move data optimally inside the array. CONTRA supports
benchmarks in a variety of formats, along with crossbar dimensions
as input to generate MAGIC instructions. CONTRA scales for large
benchmarks, as demonstrated by our experiments. CONTRA allows
mapping benchmarks to smaller crossbar dimensions than achieved
by any other technique before, while allowing a wide variety of
area-delay trade-offs. CONTRA improves the composite metric of
area-delay product by 2.1× to 13.1× compared to seven existing
technology mapping approaches.
CCS CONCEPTS
•Hardware→Memory and dense storage; • Software and its
engineering→ Source code generation.
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In-memory computing, RRAM, Technology mapping, Design au-
tomation flow, MAGIC operations
ACM Reference Format:
Debjyoti Bhattacharjee, Anupam Chattopadhyay, Srijit Dutta, and Ronny
Ronen, Shahar Kvatinsky. 2020. CONTRA: Area-Constrained Technology
Mapping Framework For Memristive Memory Processing Unit. In IEEE/ACM
International Conference on Computer-Aided Design (ICCAD ’20), November
Permission to make digital or hard copies of all or part of this work for personal or
classroom use is granted without fee provided that copies are not made or distributed
for profit or commercial advantage and that copies bear this notice and the full citation
on the first page. Copyrights for components of this work owned by others than ACM
must be honored. Abstracting with credit is permitted. To copy otherwise, or republish,
to post on servers or to redistribute to lists, requires prior specific permission and/or a
fee. Request permissions from permissions@acm.org.
ICCAD ’20, November 2–5, 2020, Virtual Event, USA
© 2020 Association for Computing Machinery.
ACM ISBN 978-1-4503-8026-3/20/11. . . $15.00
https://doi.org/10.1145/3400302.3415681
2–5, 2020, Virtual Event, USA. ACM, New York, NY, USA, 9 pages. https:
//doi.org/10.1145/3400302.3415681
1 INTRODUCTION
The separation between the processing units and memory unit
requires data transfer over energy-hungry buses. This data transfer
bottleneck is popularly known as the memory wall. The overhead
in terms of energy and delay associated with this transfer of data
is considerably higher than the cost of the computation itself [20].
Extensive research has been conducted to overcome the memory
wall, ranging from the classic memory hierarchy to the close inte-
gration of processing units within the memory [1, 22]. However,
these methods still require transfer of data between the process-
ing blocks and the memory, thus falling into the category of von
Neumann architectures.
Processing data within the memory has emerged as a promis-
ing alternative to the von Neumann architecture. This is generally
referred to as Logic-in-Memory (LiM). The primary approach to
perform LiM is to store input variables or/and logic output in a
memory cell. This is enabled when the physical capabilities of the
memory can be used for data storage (as memory) and computa-
tion (as logic). Various memory technologies, including Resistive
RAM (RRAM), Phase Change Memory (PCM), Spin-transfer torque
magnetic random-access memory (STT-MRAM) and others have
been used to realize LiM computation [2, 8, 9, 12, 15, 16, 18].
RRAM is one of the contending technologies for logic-in-memory
computation. RRAMs permit stateful logic, where the logical states
are represented as resistive state of the devices and at the same
time, are capable of computation. Multiple functionally complete
logic families have been successfully demonstrated using RRAM
devices [21]. In the following, three prominent logic families are
presented.
Material Implication Logic [18]: Consider two RRAM devices p and
q with internal states Sp and Sq respectively, as shown in Fig. 1a.
By applying voltages to the terminal, material implication can be
computed, with the next state (NS) of device p set to the result of
computation.
NSp = Sp → Sq (1)
Majority Logic [9]: In this approach as shown in Fig. 1b, the wordline
voltage (Vwl ) and bitline voltages (Vbl ) act as logic inputs, while
the internal resistive state Sx of the device x acts a third input. The
next state of device x in this case is a function of three inputs as
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Figure 1: Logic primitives realized using memristors. (a) Material Im-
plication (b) Majority logic (c) Memristor Aided Logic (MAGIC).
shown below in the following equation.
NSx = M3(Sx ,Vwl ,Vbl ) (2)
Memristor-Aided loGIC (MAGIC) [16]. MAGIC allows in-memory
compute operation by using the internal resistive state of single or
multiple RRAM devices as input. The exact number of inputs (k)
depends on the specific device used for computation. The result of
computation is written to a new device (r ), as shown in Fig. 1c. The
internal resistive state of the input devices remain unchanged. Using
MAGIC operations, multi-input NOR and NOT can be realized.
NSr = NOR(Si1, Si2, . . . , Sik ) (3)
NSr = NOT (Si ) (4)
General purpose architectures have been proposed based on
these primitives. A bit-serial Programmable Logic inMemory (PLiM)
architecture was proposed by Gaillardon et al. [9] that uses major-
ity as the logic primitive. PLiM relied on using the same crossbar
for storage of instructions as well for computation. RRAM-based
Very long instruction word (VLIW) Architecture for in-Memory
comPuting (ReVAMP) was proposed by Bhattacharjee et al. [5], that
used Instruction Memory for the instruction storage and a separate
RRAM crossbar as data storage and computation memory. Haj Ali
et al. proposed memristive Memory Processing Unit (mMPU) [11].
The mMPU consists of memristive memory arrays, along with
Complementary Metal Oxide Semiconductor (CMOS) periphery
and control circuits to allow support for computations as well as
conventional data read and write operations. To perform a compu-
tation within the mMPU, a compute command is sent to the mMPU
controller. The controller generates the corresponding control sig-
nals and applies the signals to the crossbar array to perform the
actual MAGIC operations. The mMPU allows MAGIC NOR and
NOT gates to be executed within any part of the crossbar array,
which allows storage of data as well as computation to happen
in the same array. Compared to the architectures based on Mate-
rial Implication, and Majority logic, MAGIC provides an inherent
advantage. For MAGIC, control signals are not dependent on the
output of a compute operation, .
Wider acceptance of these architectures and technologies crit-
ically rely on efficient design automation flows, including logic
synthesis and technology mapping. In this paper, we focus on the
technology mapping challenge for architectures supporting MAGIC
operations. Intuitively, a Boolean function (represented using logic
level intermediate form) is processed by the technology mapping
flow to generate a sequence of MAGIC operations which are ex-
ecuted on the limited area available on a crossbar. The number
of devices available for computation using MAGIC operations on
the mMPU is limited [17, 29], which makes the problem of tech-
nology mapping even more challenging. This particular variant is
known as area-constrained technology mapping problem (ACTMaP)
for mMPU. Multiple technology mapping solutions for mMPU have
been proposed in the literature [3, 14, 26–28, 30]. Almost all of these
works focus delay reduction, only one [3] accepts a limited form of
area constraints (limited row-size only) and considers device reuse
to improve area efficiency.
In this paper, we propose CONTRA1 – the first scalable area-
constrained technology mapping flow for the LiM computing using
MAGIC operations. CONTRA not only allows specifying overall
area constraint (in terms of number of devices) but also the ex-
act crossbar dimensions. This enables CONTRA to map the same
function into say a 64 × 64 or 128 × 128 crossbar with different
delays, whereas the existing methods cannot offer this flexibility.
Specifically, our paper makes the following contributions:
• We propose a scalable 2-dimensional area-constrained tech-
nology mapping flow for the LiM computing using MAGIC
operations.
• We present novel algorithms, using NOR-of-NORs represen-
tations (NoN) to place the LUTs on the crossbar to maximize
parallelism, while maintaining the area constraints. We use
an optimal A* search technique for moving inputs to the
required position in the crossbar and propose an input align-
ment optimization to reduce the number of copy operations.
• We extensively evaluate our technique using various bench-
marks. The overall flow achieves improvement in area-delay
product from 2.1× to 13.1× in terms of geometric mean com-
pared to seven existing technology mapping approaches for
MAGIC. Our method can map arbitrary Boolean function
using MAGIC operations to a smaller crossbar dimensions
than achieved by any other technique before.
CONTRA takes an input benchmark, processes it using the novel
technology mapping flow to generates MAGIC instructions. We
developed an in-house simulator for MAGIC to execute the in-
structions and formally verify the functional equivalence of the
generated instructions and the input benchmark.
2 BACKGROUND AND RELATEDWORKS
2.1 MAGIC operations
We present the basics of computing using MAGIC operations to
begin with. As shown in Fig. 2a, a 2-input MAGIC NOR gate con-
sists of 2-input memristors (IN1 and IN2) and one output memris-
tor (OUT ). The memristive state of the output memristor changes
in accordance with the resistive states of the input memristors. Low
resistive state is interpreted as logical ‘1’ while high resistive state
is interpreted as logical ‘0’. The NOR gate operation is realized by
applying VG to the input memristors while the output memristor
is grounded. Note that the output memristor has to be initialized to
low resistive state before the NOR operation is carried out. After
applying the voltage, the resistance of the output memristor is set
based on the ratio between the resistances of the input and the
output memristors and results in a NOR operation. The MAGIC
NOR operation can be performed with the devices arranged in a
crossbar configuration, as shown in the right hand side of Fig. 2a.
1Source code available: https://github.com/debjyoti0891/arche
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(a) MAGIC operations using memristors, which can be performed in
a crossbar configuration.
M1,1 M1,2 M1,3 M1,4
M2,1 M2,2 M2,3 M2,4
M3,5M3,4
(b) Memristors arranged in a
crossbar configuration.
M1,1 M1,2 M1,4
M2,1 M2,2 M2,3 M2,4
M3,5M3,4
M1,3
(c) Horizontal NOR
M1,1 M1,2 M1,4
M2,1 M2,2 M2,3 M2,4
M3,5M3,4
M1,3
(d) Vertical NOR
M1,1 M1,2 M1,4
M2,1 M2,2 M2,3 M2,4
M3,5M3,4
M1,3
(e) NOT
Figure 2: Basic MAGIC operations on a crossbar array.
By extending this approach, it is feasible to perform logical n-input
NOR and NOT operations.
Multiple MAGIC operations can be performed in parallel. The
parallel execution of multiple NOR gates is achieved whenever
inputs and outputs of the n-input NOR gates are aligned in the same
rows or columns in a crossbar, as shown in Fig. 2b. For example,
Fig. 2c, two 3-input NOR operations are performed in parallel.
M1,4 = NOR(M1,1,M1,2,M1,3)M2,4 = NOR(M2,1,M2,2,M2,3)
Also, vertical operations are allowed as shown in Fig. 2d.
M3,4 = NOR(M1,4,M2,4)
A single-input NOR operation is a NOT gate, as shown in Fig. 2e.
M3,5 = NOT (M3,4)
Thus, both n-input NOR and NOT gates can be executed by MAGIC
operations. It is also possible to reset the devices in parallel in the
crossbar to ‘1’, either row-wise or column-wise.
2.2 Logic Synthesis and Technology Mapping
For logic synthesis and technology mapping approaches, a classi-
fication of different Intermediate Representations (IRs) has been
proposed in [24]. First, there are Functional approaches, where the
IR is used to explicitly express the logic function. Examples for IRs
are Boolean truth tables, Look-Up Tables (LUTs) or Binary Decision
Diagrams (BDDs). Second, there are Structural approaches, where
the IR is used to represent the structure of the circuit, e.g., using
And-Inverter Graphs (AIGs). For technology mapping on memris-
tive crossbar, both types of approaches have been adopted, as it fits
more closely the device-level operations. Among the design automa-
tion flows developed for memristive technologies, Majority-Inverter
Graphs (MIGs) are predominantly used due to their native map-
ping on to devices supporting Majority Boolean functions [4, 23].
MAGIC devices realize multi-input NOR operations, which do not
allow a direct mapping fromMIGs. Hence, in this work, we use LUT
graph and NOR-of-NOR representations for solving ACTMaP for
Network structure visualized by ABC
Benchmark "CM151". Time was Tue Nov 26 22:39:40 2019. 
The network contains 8 logic nodes and 0 latches.
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Figure 3: cm151a benchmark partitioned into LUTs with k = 4. Each
triangular node represents a primary input, while the inverted tri-
angle represent primary outputs. Each round node represents a LUT.
LUT id and their functionality in SoP is shown inside the node.
mMPU. The rationale for using LUT graph is that it allows mapping
to all forms of Boolean functions [27].
LUT graph: Any arbitrary Boolean function can be represented
as a directed acyclic graph (DAG) G = ⟨V ,E⟩, with each vertex
having at most k-predecessors [25]. Each vertex v , v ∈ V , with
k-predecessors represents a k-input Boolean function or simply a
k-input LUT. Each edge, u → v represents a data dependency from
the output of node u to an input of node v .
Example 2.1. Fig. 3 shows the cm151a benchmark from LGSynth91 as a
DAG with k = 4. The benchmark has 12 primary inputs a− l and two primary
outputsm and n. LUT 16 has a dependency on LUTs 17 and 18 and on primary
input j . We use this benchmark as a running example to explain the proposed
method.
NOR-of-NOR representation: A Boolean function F : Bn →
B, expressed in sum-of-products (SoP) form can be converted to
the NOR-of-NORs (NoN) representation by the following simple
transformations.
(1) Replace ∨ and ∧ operations with ∨
(2) Flip the polarity of each primary input
(3) Negate the result
For example, we can express F in NoN representation as follows.
F = (a ∧ b) ∨ (a ∧ b ∧ c) = (a ∨ b) ∨ (a ∨ b ∨ c) (5)
Alternatively, we can express this NoN as:-
Variables a b c
1st product term: 0 1 -
2nd product term: 1 0 0
2.3 Related Works
Multiple works address the issue of design automation for computa-
tion with bound on the number of memristive devices. Lehtonen et
al. presented a methodology for computing arbitrary Boolean func-
tions using devices that realize material implication [18]. For any
Boolean function with n inputs andm outputs,m+ 2working mem-
ristors are required for computing the function. Forn-input Boolean
function with a single output, three working memristors are suf-
ficient for computation. This bound was further reduced to two
working memristors by Poikonen et al. [19]. Optimal and heuristic
solutions for ACTMaP for devices realizing majority with single
input inverted have been proposed in [6]. Crossbar-constrained
ACTMaP solution has been proposed for devices realizing majority
with single input inverted in [7].
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Figure 4: CONTRA: area-Constrained Technology mapping fRAmework for Memristive Memory Processing Unit
As mentioned before, several technology mapping methods for
mMPU have been proposed in literature [3, 14, 26–28, 30]. These
methods primarily work towards reducing latency for mapping
an arbitrary function and output the dimensions of the crossbar
required to map the function. While trying to maximize parallelism,
these methods often map to highly skewed crossbar dimensions
(where number of rows is much higher than number of columns
or vice versa). Furthermore, this methods are highly area ineffi-
cient since they do not reuse devices, leading to very low device
utilization. To our knowledge, SIMPLER [3] is currently the only
method for mMPU that is optimized for area. SIMPLER relies on
mapping functions to a single row, with the objective of achiev-
ing high throughput by simultaneously executing multiple data
streams in different rows. As SIMPLER allows device reuse, it has
high area utilization. However, the utility of this method is limited
as all the used devices must still be allocated in a single memory
row and it cannot use 2-dimensional crossbar for mapping in order
to fit a function into a small crossbar. We address the challenge of
2-dimensional constrained mapping.
3 AREA-CONSTRAINED TECHNOLOGY
MAPPING FLOW
In this section, we describe CONTRA, a 2-dimensional area-Constrained
Technology mapping fRAmework for memristive memory process-
ing unit, which is shown in Fig. 4.
3.1 LUT Placement on Crossbar
The goal of this phase is to map the individual nodes (LUTs) of
the input DAG on the crossbar, so as to minimize the delay of
computing. LUTs in the same topological level of the DAG do not
have any dependencies between themselves and therefore, could
be scheduled in parallel. In order to permit computation of multiple
LUTs in parallel, we utilize the NOR-of-NOR representation of the
LUT function.
Since the NoN representation consists of only NOR and NOT
operations, it can be computed by MAGIC operations directly in
3 cycles, ignoring the initialization cycle(s). All the variables in
appropriate polarity (inverted or regular) in a product term are
aligned in rows. For the variables which are not present in a product
term, the corresponding memristor is set to ‘1’, which is the state of
the memristor after reset. This is followed by computing NOR of all
the product terms horizontally in a single cycle. In the next cycle, a
vertical NOR of the above results produces the negated output. In
the last cycle, we negate this result to get output of the computed
function.
Example 3.1. The computation of F in equation (5) using MAGIC oper-
ations is shown Fig. 5. Row 1 and row 2 have the inputs for the 1st and 2nd
product terms respectively. These inputs are NORed in parallel to compute
H1
H2
H1
H2
H1
H2
Input
placement
Parallel
HNOR
Computing 
using VNOR
Computing 
using NOT
Figure 5: Computation of F with 3 inputs and 2 product usingMAGIC
operations on a 3 × 4 crossbar.
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Figure 6: LUT Placement phase on a 8 × 8 crossbar for the cm151a
benchmark.
the product terms with the outputs written to M1,4 (H1) and M2,4 (H2). The
product terms are vertically NORed to compute F in M3,4. In the final step, F
is inverted using a NOT operation to compute F (in M3,2).
The LUTs are topologically ordered and grouped by the number
of inputs. The LUTs are placed one below another with inputs
aligned till we are limited by the height of the crossbar. Consider
n-LUTs each with k-inputs. Once the LUTs are aligned one below
another, we can compute the horizontal NOR of all LUTs in one
cycle. This is because the inputs and outputs of all the LUTs are
aligned and the voltage of the columns applies to all LUTs. In
the next n-cycles, we can perform the vertical NOR operations to
compute the inverted output of the n stacked LUTs. Thus, (n + 1)
cycles are required to compute the n stacked LUTs. Let us consider
that each k-input LUT Li has pi product terms, 1 ≤ i ≤ n. Then,
the area Lnarea required to compute the n LUTs in parallel is :-
Lnarea =
n∑
i=1
(pi + 1) × (k + 1) (6)
The LUT placement strategy is from top to bottom and from left
to right. The spacinд parameter is used to specify the number of
rows that are left empty between two LUTs stacked vertically. If we
do not have enough free devices to place a new LUT, the crossbar
is scanned row-wise and column-wise to check in which rows or
columns, the intermediate results are present. These are consid-
ered blocked and the rest of the crossbar is reset either row-wise
or column-wise, which results in lesser number of devices being
blocked. . The process is repeated till all the LUTs are placed. The
overall flow is presented in Algorithm 1.
Example 3.2. For cm151a, we stack the LUTs 17 and 18 in the crossbar, as
shown in Fig. 6. Since enough space in not available vertically, we stack LUTs
20 and 21 on the right. We reset the crossbar, without resetting column 4 and
8, as these columns contain the intermediate results. We continue placing the
other LUTs in similar manner.
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1 [LUT 17 (1,1)→(3,4) ][ LUT 18 (4,1)→(6,4) ]
2 [LUT 20 (1,5)→(3,8) ][ LUT 21 (4,5)→(6,8) ]
3 [Reset columns except {4,8}]
4 . . .
Note that we are effectively computing the inverted output of
each LUT. Therefore, for the output LUTs, an additional NOT oper-
ation is required, as specified in lines 17-19 of Algorithm 1.
Algorithm 1: Area-constrained technology mapping.
Input :G , R , C , spacinд
Output :Mapping of G to crossbar R ×C .
1 do
2 Lset = Pick LUTs in a topological level with equal number of inputs.
3 if limited by space vertically then
4 Start placing from next available column ;
5 end
6 if limited by both vertical and horizontal space then
7 Reset the cells keeping the intermediate outputs intact.
8 end
9 Place Lset stacked together vertically with spacinд rows empty between
subsequent LUTs.
10 Schedule all the LUTs in Lset in the same time slot of the schedule.
11 while There is a LUT not yet placed.;
12 for Each set of LUTs stacked together do
13 Place the inputs for these LUTs, using A* search and vertical copies;
14 Compute intermediate results in parallel using Horizontal NORs.;
15 Compute inverted output of LUTs in sequence using Vertical NORs.;
16 end
17 for Each inverted output of G do
18 Invert using NOT operation to compute outputs of G .
19 end
3.2 LUT Input Placement Technique
For some of the LUTs„ we require the intermediate outputs from
previous computations as inputs. We useA∗ search to get the short-
est path to copy an intermediate value from source (RS ,CS ) to
destination (RD ,CD ) with a minimum number of NOT operations.
The cost of a location cost(r , c) is f (r , c) + д(r , c). f (r , c) is equal
to the number of copy operations used to reach from (RS ,CS ) till
(r , c).
д(r , c) =

0, if (r , c) is the destination
1, if r == RD or c == RC
2, otherwise
(7)
All empty cells in the row and column of the current location are
considered its neighbours. The search starts at the source, updates
the cost of the neighbouring location and picks the location with
the least cost . The process is repeated till the goal state is reached.
If the path length is odd, the polarity of the input is reversed while
for an even length path, the polarity is preserved. This is due to an
odd or even number of NOT operations respectively. If the inputs of
a NoN has only positive or negative terms, but not both, we need to
choose the copy path to be even or odd accordingly. If the inputs are
of mixed polarity, we can choose the path with shorter length, the
polarity does not matter. Thereafter, the input variable is vertically
copied to different rows as required for the other product terms in
the LUT, according to the NoN representation.
Example 3.3. LUT 16 uses the output of LUT 17 as input, with the NoN
representation shown in Fig. 7. We copy the value from M3,4 to M3,1 using a
sequence of NOT operations, obtained using A∗ search.
17
⎯ ⎯⎯⎯17 j18
20 j21
- 1 0 H9
1 - 1 H10
16
⎯ ⎯⎯⎯
- 1 0 H11
1 - 1 H12
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17 - 1 H2
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Copying LUT17 as input to LUT16
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H4
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NoN for LUT 16 and 19
H5
H6
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⎯ ⎯⎯⎯
H7
H8
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- 1 0 H9
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Crossbar state after input placement
Figure 7: Placement of the inputs for LUTs 16 and 17 and the corre-
sponding literals for NOR-of-NOR computation.
NOT(M3,4 → M3,6), NOT(M3,6 → M3,1), NOT(M3,1 → M2,1)
The state of the crossbar after placing all the inputs (LUTs 17, 18, 20 and 21,
primary inputs i and j) for LUT 16 and 19 is shown in the last sub-figure of
Fig. 7.
3.3 Input Alignment for multiple LUTs
Multiple LUTs scheduled together for execution, often share com-
mon inputs. If the common inputs are assigned to the same column,
then only a singleA∗ search would be required to bring the input to
the column, and followed by vertically copying to the appropriate
rows. This would lead to reduction in delay as well as reduction in
the number of devices involved in copying. The goal is to have an
assignment of the inputs of the individual LUTs to columns such
that it maximizes the number of aligned inputs in a set of stacked
LUTs.
We encode the constraints of this problem to optimally solve the
problem using an Satisfiability Modulo Theories (SMT) solver.
▷ Maximize
∑k
c=1
∑n
li=1
∑n
l j=1 aliдnc,l i,l j
▷ Ac,l = v |∃v ∈ input of LUT l . 1 ≤ c ≤ k and 1 ≤ l ≤ n.
▷ aliдnc,l i,l j = 1 if Ac,l i = Ac,l j . 1 ≤ c ≤ k , 1 ≤ li ≤ n and
1 ≤ l j ≤ n.
The assignment to variable Ac,l = v indicates a variable v is as-
signed to column c of LUT l . For n LUTs each with k inputs, a brute
force approach would have time complexity of (k!)n−1. As the SMT
solver takes a long time to solve and have to be executed multiple
times in mapping a benchmark, we propose a greedy algorithm for
faster mapping.
Considerk-input LUTs andn of these LUTs stacked together. This
can be represented as a matrix with dimensions n × k , where each
row represents the inputs variables of the LUT. As the inputs of an
LUT are unique, each variable occurs at most once in each row of the
matrix. The detailed alignment approach is shown in Algorithm 2.
We explain the algorithm with a representative example.
Example 3.4. Consider the three 4-input LUTs with their input variables
arranged as an unaligned matrix, as shown below. The variables are ordered in
descending order by frequency. L = {a:3, b:2, c:2, d:1, e:1, h:1, g:1, x:1}. We start
the alignment by placing ‘a’ in the first column. In the next step, we place ‘b’.
As row 1 and 2 of column 1 are already occupied by ‘a’, we place ‘b’ in column
2. Similarly, we continue the process until all the variables are placed.
Unaligned Step 1 Step 2 ... Aligned
a b c d a ϕ ϕ ϕ a b ϕ ϕ a b c d
b c e a a ϕ ϕ ϕ a b ϕ ϕ a b c e
h a g x a ϕ ϕ ϕ a ϕ ϕ ϕ a h g x
Example 3.5. For the LUTs 16 and 19, the result of alignment is shown in
first sub-figure of Fig. 7, specified by variables in pink. The variables 17, 18 and
j are assigned columns 1, 2 and 3 for LUT 17 while the variables 20, 21 and j
are assigned columns 1, 2 and 3 for LUT 18, thereby aligning input variable j .
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Algorithm 2: Input Alignment
Input :M
Output :Maliдn
1 L = Ordered List of variables in the matrix in descending order by count.
2 Maliдn = initialize n × k matrix with ϕ ;
3 for variable v in L do
4 Rv = {r if v ∈ row r of M };
5 tarдetc = None;
6 for col c in matrix M do
7 if Maliдn [r ][c] == ϕ |∀r ∈ Rv then
8 tarдetc = c ;
9 break;
10 end
11 end
12 if tarдetc == None then
13 Place v in any free column in each row ∈ Rv ;
14 else
15 Place v in column tarдetc in each row ∈ Rv ;
16 end
17 end
18 return Maliдn ;
This completes the description of the technique for area-constrained
mapping. The output of mapping cm151a benchmark to 8× 8 cross-
bar with k = 4 and spacinд = 0 and is shown in Fig. 8. The bench-
mark was mapped in 71 cycles. Each line signifies one or more oper-
ations with the corresponding input and gate names (pi, old_n_18,
etc.) that are executed in the same cycle. In the next section, we
present the results of benchmarking the proposed method.
T1 INPUT (0, 0) ~pi 
T2 INPUT (3, 0) ~pi 
...
T9 T11 HNOR (0, 0) (0, 1) (0, 2) (0, 3) hNold_n18_  | HNOR ...  | 
T12 VNOR (0, 3) (1, 3) (2, 3)   old_n18_ |
T13 VNOR (3, 3) (4, 3) (5, 3)   old_n19_ |
T14 reset 0 1 2 4 5 6 7  | c 
T15 INPUT (0, 0) ~pi 
T16 INPUT (3, 0) ~pi 
...
T33 COPY (5, 3) (5, 0) old_n19_ 
T34 COPY (5, 0) (5, 1) ~old_n19_ 
...
T69 VNOR (0, 4) (1, 4) (2, 4)  pm | 
T70 VNOR (3, 4) (4, 4) (5, 4) (6, 4)  pn | 
T71 NOT (2, 4) (2, 0) pm  | NOT (6, 4) (6, 0) pn  | 
Figure 8: Snippet of MAGIC instructions generated by CONTRA on
mapping cm151a benchmark on 8 × 8 crossbar with k = 4 and spac-
ing=0.
4 EXPERIMENTAL RESULTS
This section presents the experimental results of the CONTRA, the
proposed area-Constrained Technology mapping fRAmework for
for computing arbitrary functions using MAGIC operations. We
have implemented the proposed CONTRA framwork using Python.
CONTRA supports a variety of input formats for the benchmarks,
including blif, structural verilog, aig. We have used ABC [25] for
all generating the LUT graph and the SOP representation of LUT
functions, which we converted to NoN representation for mapping.
For each benchmark, CONTRA generates cycle accurate MAGIC
instructions. A representative output of mapping is shown in Fig. 8.
We developed an in-house mMPU simulator for executing MAGIC
instructions. We used the simulator to generate execution traces
which were converted into Verilog. The generated Verilog and the
input benchmarkswere formally checked for functional equivalence
using the cec command of ABC.
We benchmark our tool using the ISCAS85 benchmarks [13],
which have been used extensively for evaluation of automation
Table 1: Benchmarking results for the ISCAS85 benchmark for three
crossbar sizes. We ran each benchmark with k = {2, 3, 4} and spacing
set to {0, 2, 4, 6}. For each benchmark, the best results were obtained
for k = 4 and spacing set to 6.
(R,C) (64,64) (128,64) (128,128)
Bench PI PO Cycles Cycles Cycles
c432 36 7 797 774 770
c499 41 32 1391 1341 1343
c880 60 26 1314 1268 1263
c1355 41 32 1390 1341 1344
c1908 33 25 1511 1470 1469
c2670 233 140 2132 2066 2060
c3540 50 22 3751 3575 3575
c5315 178 123 5022 4827 4831
c6288 32 32 8176 7890 7881
c7552 207 108 7308 7039 7036
Table 2: Benchmarking results for the EPFL MIG benchmarks for
three crossbar sizes. We ran each benchmark with k = {2, 3, 4} and
spacing set to 6. For each benchmark, the best results were obtained
for k = 4.
(R,C) (64,64) (128,64) (128,128)
Bench PI PO Cycles Cycles Cycles
arbiter 256 129 81941 81582 81434
cavlc 10 11 3808 3672 3686
ctrl 7 26 786 759 757
dec 8 256 1399 1253 1284
i2c 147 142 6698 6656 6692
int2float 11 7 1369 1340 1323
priority 128 8 5479 5398 5389
router 60 30 1150 1121 1153
voter 1001 1 - 68777 68758
Table 3: Benchmarking results for the EPFL arithmetic benchmarks
for 256 × 256 crossbar size.
Bench PI PO LUTs k Spacing Cycles
adder 256 129 339 4 6 4398
bar 135 128 1408 4 6 12216
div 128 128 57239 2 6 342330
hyp 256 128 64228 4 - -
log2 32 32 10127 4 1 128647
max 512 130 1057 4 6 9468
multiplier 128 128 10183 3 0 90925
sin 24 25 1915 4 6 21761
sqrt 128 64 8399 4 6 101694
square 64 128 6292 4 0 74614
flows for MAGIC. The experiments were run on a shared cluster
with 16 Intel(R) Xeon(R) CPU E5-2667 v4 @ 3.20GHz, with Red
Hat Enterprise Linux 7. Table 1 shows the results of mapping the
benchmarks for three crossbar dimensions. We report the execution
time in seconds for 128 × 128 for the ISCAS85 benchmarks. We
report the results for the best delay (in cycles) by varying k from
2 to 4. As expected, the increase in crossbar dimensions results in
lower delay of execution. We also report the results of mapping
for the EPFL benchmarks2. We report the results for EPFL MIG
benchmarks in Table 2 for three crossbar dimensions. For the larger
EPFL arithmetic and random control benchmarks, we report the
results for crossbar with 256×256 dimensions in Table 3 and Table 4
respectively.
We observe that for most of the results, the best delay was ob-
tained for k = 4. This is because setting a higher value of k, leads
to fewer LUTs in the LUT graph. Since multiple LUTs can be sched-
uled in parallel (based on constraints mentioned in Algorithm 1),
this leads to reduction in the number of cycles to compute the
benchmark by exploiting higher degree of parallelism. For large
benchmark such as voter in Table 2 and very small crossbar dimen-
sion (64, 64), the mapping flow fails. This happens because during
the placement phase of the flow, multiple columns are blocked with
2https://github.com/lsils/benchmarks
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Table 4: Benchmarking results for the EPFL control benchmarks for
256 × 256 crossbar size, with spacing set to 6. We ran each benchmark
with k = {2, 3, 4} and the best results were obtained for k = 4.
Benchmark PI PO LUTs Cycles
ac97_ctrl 2255 2250 3926 27742
comp 279 193 8090 74379
des_area 368 72 1797 17273
div16 32 32 2293 22047
hamming 200 7 725 9414
i2c 147 142 423 3133
MAC32 96 65 3310 40007
max 512 130 1866 16072
mem_ctrl 1198 1225 3031 22021
MUL32 64 64 2758 31344
pci_bridge32 3519 3528 23257 110318
pci_spoci_ctrl 85 76 446 3621
revx 20 25 3056 31603
sasc 133 132 204 1476
simple_spi 148 147 305 2307
spi 274 276 1581 13115
sqrt32 32 16 989 11326
square 64 127 6083 67602
ss_pcm 106 98 159 968
systemcaes 930 819 3207 26981
systemcdes 314 258 1128 9468
tv80 373 404 3044 25986
usb_funct 1860 1846 5265 41029
usb_phy 113 111 187 1156
intermediate results which does not leave enough number of free
devices to map the rest of the LUTs.
4.1 Impact of spacing parameter
Spacing is the number of rows that is left free between two LUTs
stacked vertically, as described in Algorithm 1. We analyze the im-
pact of spacing on three large benchmarks for ISCAS85, k = 4 and
two crossbar dimensions 64 × 64 and 128 × 128. The results of anal-
ysis are summarily shown in Fig. 10. For most of the benchmarks,
the delay decreases considerably by increasing spacing from 0 to 4
or 6 (depending on the benchmark). However, increasing spacing
further leads to increase in delay. This is due to the fact that leaving
empty row helps in finding shorter paths between source and des-
tination locations on the crossbar while using A* search, that leads
to reduction in delay. However, setting a large value (such as 8 or
higher) for the spacing parameter leads to lesser space available
in the crossbar for actual placement of the LUTs, which leads to
reduction in number of parallel operations and higher delay.
4.2 Impact of crossbar dimensions
Fig. 11 shows the impact of crossbar dimensions on delay of map-
ping, while keeping the number of devices (R × C) constant. We
consideredk = {2, 3, 4}, spacinд = {0, 2, 4, 6} and three large bench-
marks for ISCAS85 benchmarks. The best delay for all the bench-
marks were obtained for k = 4 and spacing=6. We can observe
that increasing the number of rows and decreasing the number of
columns, the delay of mapping decreases. As discussed in Section 3,
LUTs are stacked in vertical orientation and can be executed in
parallel as long as there are no data dependencies and the number
of inputs are same. Increasing the number of rows allows greater
number of parallel operations to be executed. When a small number
of columns are available, the mapping delay increases (as observed
by changing crossbar dimensions from 1024× 64 to 2048× 32). This
is because lower number of devices are available when columns are
blocked during for preserving intermediate results and the align-
ment overhead increases as well.
4.3 Copy overhead
Fig. 12 shows the overhead of copy operations as a percentage. As
evident from the Fig. 12, copy operations constitute a large overhead
in the computation of a benchmark. As we use A* search algorithm
to align the inputs, the exact number of copy operations used in
alignment is optimal. However in order to limit run time, we do
not try and scheduling multiple copy operations in parallel, con-
sidering multiple source and destination locations simultaneously.
This could be investigated in future, at the cost of higher execution
time of the search algorithm.
4.4 Comparison with existing works
The existing technology mapping approaches for MAGIC do not
consider area constraints in mapping and focus only on minimiz-
ing the delay. Given a benchmark, the existing methods report the
crossbar dimensions required to map the benchmark, along with the
delay of mapping. These works therefore cannot map benchmarks
to arbitrary sized crossbar arrays. For comparison, we determine
the smallest crossbar dimension for which the mapping was feasible
using CONTRA. In the absence of area constraints, our method
can achieve delay identical to SAID (E7) [27], since both CONTRA
and SAID use LUT based mapping. CONTRA requires significant
lower area to map in comparison to existing methods, while having
relatively higher delay. As none of the methods support area con-
straints, we use Area-Delay Product (ADP) as a composite metric
for direct comparison.
ADP = R ×C ×Cycles (8)
Improvement in ADP = ADPEi
ADPCONTRA
(9)
The list of existing works we compare CONTRA to follows:
• E1 [10]: A NOR/INV netlist is mapped using MAGIC oper-
ations by replicating specific logic levels or gates in order
to achieve the maximum parallelism while guaranteeing a
square shape allocation of memristors.
• E2 [31]: A staircase structure is utilized to reach a almost
square-like layout with focus on minimizing the number of
time steps and utilized memristors.
• E3,E4 [28]: These methods correspond to the delay optimi-
sation and crossbar orientation optimisation methods using
a simulated annealing approach.
• E5,E6 [30]: These methods correspond to the Look Ahead
with Parallel Mapping and Look Ahead Heuristic and Parallel
Mapping methods presented by Yadav et al. The look-ahead
heuristics attempts to minimize the number of copy oper-
ations. The parallel mapping approach of the gates tries to
maximize the evaluation of gates in parallel.
• E7 [27]: This method presents a library-free supergate-aided
(SAID) logic synthesis approach with a dedicated mapping
strategy tailored on MAGIC crossbars relying on LUT-based
synthesis. Two main differences exist between this work and
the proposed work. Firstly, our proposed approach takes
area-constraints as input, where as SAID does not support
area constraint. Secondly, our approach does not enforce
placement patterns of LUTs which SAID does. Our approach
will work with a variety of placement patterns for the LUTs,
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(a)
Spacing 0 2 4 6 8
64 × 64 c3540 4006 3760 3702 3761 3813
c5315 5354 4952 4963 5032 5108
c7552 8009 7348 7187 7327 ××
128 × 128 c3540 3814 3664 3639 3585 3614
c5315 5071 4836 4795 4828 4804
c7552 7807 7141 7052 7038 7035
(b)
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Figure 10: Impact of spacing parameters on delay for three benchmarks, considering
two crossbar dimensions 64 × 64 and 128 × 128, with k = 4.
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Figure 11: Impact of crossbar dimensions on
delay of mapping, while keeping the num-
ber of devices constant.
Table 5: Comparison of CONTRA with existing works. Note that the delay for the existing works do not consider placement overhead of primary
inputs. R = Number of Rows, C = Number of Columns, k = Number of inputs to generate LUT Graph.
Proposed E1 [10] E2 [31] E3 [28] E4 [28] E5 [30] E6 [30] E7 [27]
Bench k RxC Cycles RxC Cycles RxC Cycles RxC Cycles RxC Cycles RxC Cycles RxC Cycles RxC Cycles
c432 3 20x12 824 146x9 349 22x42 225 62x11 265 51x47 342 36x150 338 69x13 290 36x84 156
c499 3 20x16 1140 323x13 1155 96x44 242 73x37 935 83x55 1059 45x182 903 116x31 707 144x28 420
c880 3 32x22 1389 383x5 761 67x39 427 124x30 750 103x73 913 69x73 726 107x14 613 100x53 482
c1355 3 36x16 1092 359x10 1072 96x63 236 72x43 938 91x55 1060 49x163 825 103x28 757 128x37 554
c1908 3 32x22 1489 312x13 1056 83x85 517 60x60 970 70x66 1075 42x88 928 93x33 648 69x54 627
c2670 4 38x34 2267 664x9 1490 66x92 551 301x45 1401 385x245 1495 202x137 1278 340x29 1183 355x33 643
c3540 4 60x26 3726 650x16 2396 137x164 1435 153x150 2418 160x161 2589 71x221 2007 109x55 1761 234x77 1566
c5315 4 64x48 5365 1261x11 3295 221x136 1361 298x73 3239 449x179 3382 249x122 2676 547x22 2251 441x42 1754
c6288 4 32x30 8744 2297x6 3776 151x870 3751 436x98 5007 265x265 5515 33x892 3161 49x115 3104 510x226 4069
c7552 4 64x48 8009 845x14 3929 214x175 2182 321x320 3824 381x379 4012 220x57 3031 542x22 2486 416x79 2565
GeoMean Reduction (Area): 5.9× 10.8× 9.4× 19.8× 12.3× 4.7× 11.5×
GeoMean Overhead (Delay): 1.6× 3.5× 1.7× 1.5× 1.9× 2.2× 2.8×
21%
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Figure 12: Overhead of primary input placement and copying inter-
mediate results for LUT input.
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Figure 13: Comparison of the ADP of CONTRA with existing works,
along with Geometric Mean (GeoMean) of improvement in ADP of
CONTRA over existing works.
as the A* search technique can be used for optimally moving
the intermediate results to any desired location.
We present the comparison results in Table 5. The main obser-
vations are (1) CONTRA requires less crossbar area compared to
all other methods. (2) Not only the total area is smaller, but the
size of each dimension is smaller which makes mapping of logic
into memory significantly more feasible. (3) Unfortunately, these
benefits come with a slightly higher delay. None of the previous
works on technology mapping for MAGIC consider the overhead
of placing the primary inputs on the crossbar [10, 27, 28, 30, 31].
However, we considered the cost of placing the primary inputs
in all our mapping results. From Fig. 12, we can observe that the
overhead of input in terms of number of cycles could be as high
as 49% for smaller benchmarks. This strongly suggests that the
overhead of input placement must be considered during mapping.
Therefore, comparing our proposed method directly in terms of
delay with existing works is unfair.
In Fig. 13, we plot the improvement in ADP for individual test
cases from the ISCAS85 benchmarks. Barring two cases (c432 for E2
and c880 for E6), there is a considerable improvement in ADP for the
proposed algorithm for all the benchmarks against all the existing
implementations. We present the geometric mean of improvement
in ADP of CONTRA over the existing methods. CONTRA achieves
the best geometric mean improvement of 13.1× over E4. From the
Fig. 13, we can also rank existing methods on the basis of their ADP.
After CONTRA, E6 has the next best ADP, followed closely by E1
and E2, followed by E7, whereas E3, E4 and E5 are significantly
worse.
4.5 Discussion about Majority based
in-memory computing
Unlike MAGIC operations where all the inputs are represented as
state of memristors, Majority operations also use the bitline and
wordline inputs as inputs, alongside the internal resistive state Z
of the ReRAM which acts as third input and the stored bit. Us-
ing majority operations, ReVAMP architecture was proposed by
Bhattacharjee et al. [5]. ReVAMP supports two type of instructions.
Apply instructions compute on the cells of a wordline. Read instruc-
tion reads the internal state of a word onto a data-memory register
by using sense amplifiers, that can be used as input to subsequent
Apply instructions. In case of MAGIC, read operations are not used
during in-memory operations.
For the sake of completeness, we compare CONTRA against
a recently proposed area-constrained mapping approach ArC for
ReVAMP [7]. The results of comparison are shown in Table 6. CON-
TRA achieves better delay compared to ArC, whereas requiring
larger number of memristors to map the benchmarks. It should
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Table 6: Comparison of CONTRA against ArC for ReVAMP [7].
Bench RxC Overhead Cycles Speedup ADPcurrADPArC
c432 8x14 2.1 1654 2.0 1.1
c499 8x14 2.9 2450 2.1 1.3
c880 8x14 6.3 2569 1.8 3.4
c1355 8x14 5.1 2460 2.3 2.3
c1908 12x14 4.2 2774 1.9 2.2
c2670 16x16 5.0 4307 1.9 2.7
c3540 18x24 3.6 7152 1.9 1.9
c5315 26x24 4.9 8005 1.5 3.3
c6288 16x24 2.5 14871 1.7 1.5
c7552 20x24 6.4 11079 1.4 4.6
be noted that the delay for ArC is equal to the number of cycles
required for computes and reads. Also, ReVAMP uses an external
internconnect network for alignment of inputs, which does not
contribute to the number of cycles but in practice would imply
higher controller energy. In case of MAGIC, alignment operations
are done inside the crossbar itself, which leads to higher delay and
more number of memristors being used for the COPY operations.
5 CONCLUSION
In this work, we presented the first area-constrained technology
mapping flow for LiM using MAGIC operation on a crossbar array.
We provide a scalable approach to solve the problem that tries to
maximize parallelism. We introduce an optimal search algorithm
for alignment of variables between two locations in a crossbar. We
unlock the possibility of mapping Boolean functions to a wide vari-
ety of crossbar dimensions using MAGIC operations. The proposed
algorithm outperforms state-of-the-art technology approaches for
MAGIC in terms of ADP. Evidently from our comparative studies,
existing design automation flows for in-memory computing plat-
forms are far from capturing the nuances of practical constraints. To
alleviate this problem, we will apply our flow on actual design pro-
totypes and come up with more rigorous benchmarks with detailed
characterization.
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